Commit 3e478f4e authored by Ján Labuda's avatar Ján Labuda
Browse files

Initial commit

parents
# FPGA - UART
Implementation of the UART protocol using Verilog.
\ No newline at end of file
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment