Skip to content
Commit bbf16dce authored by Vladimír Štill's avatar Vladimír Štill
Browse files

LART: Optimize for TSO if weakest used memory order is acq_rel.


In this case we can flush only first entry in store buffer, and we can bypass
buffer for thread-private stores.
parent d80d0e82
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment