Skip to content

GitLab

Explore

Sign in

F

FPGA - UART

Project information

Implementation of the UART protocol using Verilog.

20 Commits
1 Branch
0 Tags

README
GNU General Public License v3.0 or later

Created on

December 10, 2021

Loading